Abstract

Field Programmable Gate Arrays (FPGAs) provide a new implementation platform for the discrete wavelet transform. FPGAs maintain the advantages of the custom functionality of VLSI ASIC devices, while avoiding the high development costs and the inability to make design modifications after production. Furthermore, FPGAs inherit design flexibility and adaptability of software implementations. In this paper we describe a parallel and high speed implementation of the discrete wavelet transform and its inverse using Virtex FPGAs produced by Xilinx.

Keywords

Discrete Wavelet Transform, FPGA, DWT, STFT

I. Introduction

A wave is periodic and is a oscillating function of time or space. In contrast, wavelets are localized waves. They have their energy concentrated in time or space and are suited to analysis of transient signals. While Fourier Transform and STFT use waves to analyze signals, the Wavelet Transform uses wavelets of finite energy.

The wavelet analysis is done similar to the STFT analysis. The signal to be analyzed is multiplied with a wavelet function just as it is multiplied with a window function in STFT, and then the transform is computed for each segment generated. However, unlike STFT, in Wavelet Transform, the width of the wavelet function changes with each spectral component. The Wavelet Transform, at high frequencies, gives good time resolution and poor frequency resolution, while at low frequencies; the Wavelet Transform gives good frequency resolution and poor time resolution.

B. The Discrete Wavelet Transform

The Discrete Wavelet Transform (DWT), which is based on sub-band coding, is found to yield a fast computation of Wavelet Transform. It is easy to implement and reduces the computation time and resources required. The foundations of DWT go back to 1976 when techniques to decompose discrete time signals were devised. Similar work was done in speech signal coding which was named as sub-band coding. In 1983, a technique similar to sub-band coding was developed which was named pyramidal coding. Later many improvements were made to these coding schemes which resulted in efficient multi-resolution analysis schemes.

B. A Field-Programmable Gate Array (FPGA)

A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing—hence “field-programmable”. The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC) (circuit diagrams were previously used to specify the configuration, as they were for ASICs, but this is increasingly rare). Contemporary FPGAs have large resources of logic gates and RAM blocks to implement complex digital computations. As FPGA designs employ very fast IOs and bidirectional data buses it becomes a challenge to verify correct timing of valid data within setup time and hold time. Floor planning enables resources allocation within FPGA to meet these time constraints. FPGAs can be used to implement any logical function that an ASIC could perform. The ability to update the functionality after shipping, partial re-configuration of a portion of the design and the low non-recurring engineering costs relative to...
an ASIC design (notwithstanding the generally higher unit cost), offer advantages for many applications.

FPGAs contain programmable logic components called “logic blocks”, and a hierarchy of reconfigurable interconnects that allow the blocks to be “wired together”—somewhat like many (changeable) logic gates that can be inter-wired in (many) different configurations. Logic blocks can be configured to perform complex combinational functions, or merely simple logic gates like AND and XOR. In most FPGAs, the logic blocks also include memory elements, which may be simple flip-flops or more complex blocks of memory.

II. FPGA Architecture

The architecture of a field-programmable gate array (FPGA), as illustrated in Fig. 1, is similar to that of a mask-programmable gate array (MPGA), consisting of an array of logic blocks that can be programmable interconnected to realize different designs. The major difference between FPGAs and MPGAs is that an FPGA is programmed using integrated circuit fabrication to form metal interconnections, while an FPGA is programmed via electrically programmable switches much the same as traditional programmable logic devices (PLD’s). FPGA’s can achieve much higher levels of integration than PLD’s, however, due to their more complex routing architectures and logic implementations. PLD routing architectures are very simple but highly inefficient crossbar-like structures in which every output is directly connectable to every input through one switch. FPGA routing architectures provide a more efficient MPGA-like routing where each connection typically passes through several switches. In a PDL, logic is implemented using predominantly two-level AND-OR logic with wide input AND gates. In an FPGA logic is implemented using multiple levels of lower fanin gates, which is often much more compact than two-level implementations.

III. Related Works

In the literature, there have been several proposals devoted to the hardware implementation of FDWT/IDWT. Some proposals (M.A. Trenas et al., 2002) (et al, 2002) (Ravasi, 2002) (Lee & Lim, 2006) addressed the importance of flexibility and proposed programmable DWT architectures based on two types: VLSI or FPGA architecture. The VLSI architectures have large limitations in terms of flexibility and scalability compared to the FPGA architectures. Even though some recent solutions proposed programmable and scalable for either variable wavelet filters (Olkkonen & T.Olkkonen, 2010) (Lee & Lim, 2006) or the structure of FDWT, they remind, in addition to their cost, dedicated to specific algorithms and cannot be adapted to future solutions. In another hand, the existing FPGA architectural solutions are mainly ASIC like architectures and use external off-the-shelf memory components which represent a bottleneck for data access. The possibility of parallelizing the processing elements offered by FPGAs associated to a sequential access to data and bandwidth limitations do not enhance the overall computing throughput. The very powerful commercial VLIW digital signal processor obtains its performance thanks to a double data-path with a set of arithmetic and logic operators with a possibility of parallel executions and a wide execution pipeline. However, these performances are due to a high frequency working clock. Even though these DSP has a parallel but limited access to a set of instructions, the data memory access remains sequential. The performance requirement is paid by high circuit complex and power consumption. Most of work focuses on the reuse of devices like FPGAs for different applications or different partitions of one application.

In order to square up these needs, we propose a novel DWT architecture and implementation method. The proposed architecture can support multi-standard by reconfiguring the interconnection between date memories and processing elements. Moreover, the number of processing element and its working frequency could be reconfigured dynamically. A controller plays a key role as a reconfigurable interface allowing multiple accesses to local memory, external memory through a DMA and feeding the processing element in an optimal fashion. An implementation method is developed to identify parallelism level of processing element and working frequency as well as to find out the tradeoff between power consumption and performance. In comparing with others VLSI and ASIC architecture, double size of memory can be economic in using our novel architecture.

IV. Basic Concepts of DWT

Wavelets are special functions which, in a form analogous to sines and cosines in Fourier analysis, are used as basal functions for representing signals. They provide powerful multiresolution tool for the analysis of nonstationary signals with good time localization information. The coefficients of the Discrete Wavelet Transform (DWT) can be calculated recursively and in a straight forward manner using the well-known Mallat’s pyramidal algorithm. Based on this algorithm, the coefficients of any stage can be computed from the coefficients of the previous stage using the following iterative equations:

\[ W_L(n,j) = \sum_{m} W_L(m,j-1)h_3(m-2n) \]  

\[ W_H(n,j) = \sum_{m} W_L(m,j-1)h_1(m-2n) \]  

Where \( W_L(n,j) \) is the nth scaling coefficient at the jth stage, \( W_H(n,j) \) is the nth wavelet coefficient at the jth stage, and \( h_3(n) \) and \( h_1(n) \) are the dilation coefficients corresponding to the scaling and wavelet functions, and m is the summation running index of the analysis filters’ coefficients, respectively. Eq. (1) canthen be used
for obtaining the coefficients of subsequent stages. In practice this decomposition is performed only for a few stages. In order to reconstruct the original data, the DWT coefficients are up sampled and passed through another set of low pass and high pass filters, which is expressed as follows

\[
W_L(n, j) = \sum_k W_L(k, j + 1)g_0(n - 2k) + \sum_l W_H(l, j + 1)g_1(n - 2l)
\]  

(3)

Where \(g_0(n)\) and \(g_1(n)\) are respectively the low-pass and high-pass synthesis filters corresponding to the mother wavelet, and \(l\) is the summation running index of the analysis filters’ coefficients. It is observed from Equation (3) that the \(j\)th level coefficients can be obtained from the \((j + 1)\)Th level coefficients.

Daubechies 8-tap wavelet has been chosen for this implementation. This wavelet type is known for its excellent special and spectral localities which are useful properties in image compression. The filters coefficients corresponding to this wavelet type are shown in Table 1, and have been taken from H0 and H1 are the input decomposition filters and G0 and G1 are the output reconstruction filters.

Table 1: Daubechies 8-Tap Wavelet Coefficients

<table>
<thead>
<tr>
<th>H0</th>
<th>H1</th>
<th>G0</th>
<th>G1</th>
</tr>
</thead>
<tbody>
<tr>
<td>-0.0106</td>
<td>0.2304</td>
<td>-0.2304</td>
<td>-0.0106</td>
</tr>
<tr>
<td>-0.0329</td>
<td>0.7148</td>
<td>0.7148</td>
<td>0.0329</td>
</tr>
<tr>
<td>0.0308</td>
<td>0.6309</td>
<td>-0.6309</td>
<td>0.0308</td>
</tr>
<tr>
<td>0.1870</td>
<td>-0.0280</td>
<td>-0.0280</td>
<td>-0.1870</td>
</tr>
<tr>
<td>-0.0280</td>
<td>-0.1870</td>
<td>0.1870</td>
<td>-0.0280</td>
</tr>
<tr>
<td>-0.6309</td>
<td>0.0308</td>
<td>0.0329</td>
<td>0.6309</td>
</tr>
<tr>
<td>0.7148</td>
<td>0.0329</td>
<td>-0.0329</td>
<td>0.7148</td>
</tr>
<tr>
<td>-0.2304</td>
<td>-0.0106</td>
<td>-0.0106</td>
<td>0.2304</td>
</tr>
</tbody>
</table>

V. Distributed Arithmetic & Virtex FPGAs

Distributed arithmetic is based on the observation that the function \(F_j\) can only take 2\(N\) different values that can be pre-computed offline and stored in a look-up table. Bit \(j\) of each data \(x_{ij}\) is then used to address this look-up table. Eq. (5) clearly shows that the only three different operations required for calculating the inner product. First, a look-up to obtain the value of \(F_j\), then addition or subtraction, and finally a division by two that can be realized by a shift.

In its most obvious and direct form, distributed arithmetic computations are bit-serial in nature, i.e., each bit of the input samples must be indexed in turn before a new output sample becomes available. When the input samples are represented with \(B\) bits of precision, \(B\) clock cycles are required to complete an inner-product calculation. An example of a distributed arithmetic implementation of a 4-element inner product operation is shown in Figure 1 along with the conventional implementation of the same product operation.

B. Virtex FPGAs

One of most advanced FPGA families in industry is the FPGA series produced by Xilinx. The Virtex user-programmable gate array comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs). CLBs provide the functional elements for constructing logic and IOBs provide the interface between the package pins and the CLBs.

C. Internal Configuration

The Virtex logic element in a CLB is the slice. Two slices are present in each CLB as shown in fig. 2. Each slice contains 4-input, 1-output LUTs and two registers. Interconnections between these elements are configured by multiplexers controlled by SRAM cells programmed by a user’s bitstream. The LUTs allow any function of five inputs, and two functions of four inputs, or some functions of up to nine inputs to be created within a CLB slice. The outputs of these functions may be registered, or the registers may be used independently of the LUTs. This structure allows a very powerful method of implementing arbitrary, complex digital logic.

D. Look-up Table Implementation

Virtex slices have the ability to implement distributed memory instead of logic. Each 4-input LUT in a slice may be used to implement a 16x1 ROM or RAM or the two LUTs may be
of a single FIR filter, and then by describing the implementation of the QMF filter banks of both the forward and discrete wavelet transforms.

**E. Distributed Arithmetic Implementation**

The discrete wavelet transform equations described in the previous section can be efficiently computed using the Quadratic Mirror filter (QMF) tree shown in Figure 3. In this section we describe a distributed arithmetic implementation of the QMF tree. The implementation starts by deriving the distributed arithmetic structure of a single FIR filter, and then by describing the implementation of the QMF filter banks of both the forward and discrete wavelet transforms.

**F. Distributed Arithmetic FIR Filter**

All filters in the pyramid tree structures shown in Figure 3 are constructed using FIR filters because of their inherent stability. A casual FIR filter of length M is characterized by:

\[ H(z) = \sum_{k=0}^{M-1} h[k]z^{-k} \]  

Most discrete wavelet transform implementations reported in literature employ the direct form structure shown in Figure 4. As shown in the figure, each filter tap consists of a delay element, an adder, and a multiplier. However, a major drawback of this implementation is that filter throughput is inversely proportional to the number of filter taps. That is, as filter length is increased, the filter throughput is proportionately decreased.

Distributed arithmetic implementation of an FIR filter consists of a Look-Up Table (LUT), a cascade of shift registers and a scaling accumulator, as shown in Figure 5. Distributed arithmetic implementation of an FIR filter consists of a Look-Up Table (LUT), a cascade of shift registers and a scaling accumulator, as shown in Figure 5.

The LUT stores all possible partial product over the FIR filter coefficient space given in Table 1. Input samples are presented to the input parallel-to-serial shift register at the input signal sample rate. As the input sample is serialized, the bit-wide output is presented to the bit-serial shift register cascade, 1-bit at a time. The cascade stores the input sample history in a bit-serial format and is used in forming the required inner-product computation. The bit outputs of the shift register cascade are used as address inputs to the look-up table. Partial results from the look-up table are summed by the scaling accumulator to form an output result at the filter output port.

Combined together to create a 32x1 ROM or RAM or a 16x1 dual-port RAM. This allows each slice to trade logic resources for memory in order to maximize the resources available for a particular application. Distributed Arithmetic for inner product generation can be easily implemented in the LUT-based Xilinx Virtex FPGAs. The inner product basically consists of table lookup operations and additions. Thus RAM or ROM can be employed holding table values, and table lookup operations can be performed, and then a parallel adder usually followsto sum up LUT values provided by ROM or RAMs.
Since the LUT size in a distributed arithmetic implementation increases exponentially with the number of coefficients, the LUT access time can be a bottleneck for the speed of the whole system when the LUT size becomes large. Hence we decomposed the 8-bit LUT shown in Fig. 5 into two 4-bit LUTs, and added their outputs using a two-input accumulator. The modified partitioned-LUT architecture is shown in Fig. 6.

The total size of storage is now reduced since the accumulator is less costly than the larger 8-bit LUT. Furthermore, partitioning the larger LUT into two smaller LUTs accessed in parallel reduces access time. In addition, throughput of the filter is maintained regardless of the length of the FIR filter. This feature is particularly attractive for flexible implementations of different wavelet types since each type has a different set of filter coefficients.

H. Inverse DWT Implementation

The basic building block of the inverse discrete wavelet transform filter bank is the interpolator which consists of an FIR filter preceded by an up-sampling operator. The up-sampler inserts an equidistant zero-valued sample between every two consecutive samples on the input sequence \( x[n] \) to develop an output sequence \( y[n] \) such that \( y[n] = x[n/2] \) for even indices of \( n \), and 0 otherwise. The sampling rate of the output sequence \( y[n] \) is thus twice as large as the sampling rate of the original sequence \( x[n] \).

We implemented the interpolation filter as shown in Figure 7b. The input port of the FIR filter is connected to the output port of a parallel-load register; whereas the input port of the register is connected directly to the input samples source. The operation of the register depends on the signal received on its active high CLR (clear) input from the most significant output bit of a 4-bit counter. Assuming the input samples source sends out successive samples separated by 16 clock periods, the interpolator operates as follows.

Let an input sample be transferred, through the parallel-load register, to the FIR filter. The transfer process takes place during the first eight counts of the 4-bit counter in which the counter’s MSB remains 0, thus enabling the register to transfer its input data to its output port.

During the next eight counts, the MSB of the count becomes 1, and thus clearing the register and consequently transferring zeros to its output. The zero output is maintained until the last count (FFFF H) is reached. The above procedure repeats so that an input sample enters the FIR filter during the first eight clocks, followed by a zero during the next eight clocks, and so on.

G. Forward DWT Implementation

The basic building block of the forward discrete wavelet transform filter bank is the decimator which consists of an FIR filter followed by a down-sampling operator. Down-sampling an input sequence \( x[n] \) by an integer value of 2, consists of generating an output sequence \( y[n] \) according to the relation \( y[n] = x[2n] \). Accordingly, the sequence \( y[n] \) has a sampling rate equal to half of that of \( x[n] \).

We implemented the decimator as shown in Fig. 7(a). An active-high output control pin, labeled DATA RDY, has been implemented in the distributed arithmetic FIR structure and connected directly to the CLK input of a 1-bit counter. The input port of the FIR filter is connected to the input samples source, whereas the output port is connected to a parallel-load register. The register loads its input bits in parallel upon receiving a high signal on its CLK input from the counter, and blocks its input otherwise.

Assuming unsigned 8-bit input samples, the decimator operates as follows. When the DATA RDY signal is activated, every time the FIR completes a filter operation, it triggers the counter to advance to the next state. If the new state is 1, the parallel-load register is activated, and it stores the data received at its input from the FIR filter. If the new state is 0, the register is disabled, and consequently the FIR output is blocked from entering the register, and ultimately discarded. The above procedure repeats, so that when the counter has 1 on its output, the FIR data is stored, and when it has a 0 on its output, the FIR data is discarded.
I. Experimental Results

We have implemented the parallel designs described in the previous section using one of the largest available Xilinx Virtex FPGA devices, XCV300. This device contains 322,970 gates (3072 slices) and can operate at a maximum clock speed of 200 MHz. Therefore, performance is usually measured with respect to two evaluation metrics; the throughput (sample rate) and device utilization, and is given in terms of the clock speed, and device utilization, and is given in terms of the clock speed, and device utilization, and is given in terms of the clock speed, and device utilization, and is given in terms of the clock speed, and device utilization, and is given in terms of the clock speed, and device utilization, and is given in terms of the clock speed, and device utilization, and is given in terms of the clock speed, and device utilization, and is given in terms of the clock speed, and device utilization, and is given in terms of the clock speed, and device utilization, and is given in terms of the clock speed, and device utilization, and is given in terms of the clock speed, and device utilization, and is given in terms of the clock speed, and device utilization, and is given in terms of the clock speed, and device utilization. The distributed arithmetic implementation was verified with Verilog HDL Simulator, and synthesized using Xilinx Foundation Series. The forward discrete wavelet transform implementation operated at a throughput of 92.7 MHz, and required 374 Virtex slices which represents around 12% of the total 3072 slices. Throughout of the inverse discrete wavelet transform implementation was 89.1 MHz, and the hardware requirement was 461 slices which represents around 15% of the total Virtex slices.

The bit stream corresponding to the implementation was downloaded to a prototyping board called the XSV-300 FPGA Board, developed by XESS Inc [10]. The board is based on a single Xilinx XCV300 FPGA. It can accept video with up to 9-bits of resolution and output video images through a 110 MHz, 24-bit RAMDAC. Two independent banks of 512K x 16 SRAM are provided for local buffering of signals and data.

J. Performance Comparison

We implemented the discrete wavelet transform architecture shown in Figure 6 using the conventional arithmetic approach. The forward discrete wavelet transform achieved a throughput of 54.3 MHz, and required 560 Virtex slices which represents 18% of the total Virtex slices, and the inverse discrete wavelet transform achieved a throughput of 47.8 MHz, and required 619 slices which represents around 20% of the total Virtex slices.

It is noted from the results obtained above, and further illustrated in Figure 11, that the throughput of the distributed arithmetic implementation is higher than the throughput of the conventional arithmetic implementation.

This is expected since the distributed arithmetic implementation replaced the time-consuming conventional multiply accumulate operations with fast look-up tables and shift operations. Furthermore, partial products of all multiply accumulate operations were precomputed offline and stored in the LUTs, thus saving a great amount of real-time computation. As for Virtex slice utilization, distributed arithmetic, uses less hardware resources than the conventional arithmetic, as illustrated in fig. 12.

VI. Conclusion

In this paper, we reported on the performance of several implementations of the discrete wavelet transform and its inverse; two implementations using the highly parallel Virtex field programmable gate array devices (FPGAs), and two software implementations; one is using the TMS320C6711 digital signal processor and the other using the 800 MHz Pentium III Intel processor.

Based on the results obtained of the various implementations, we observed that the implementation which was based on the distributed arithmetic algorithm achieved the best performance results. This has been possible by reformulating the computation of the wavelet transform so that it matches the lookup architecture of the Virtex FPGA. It was also observed that the two software implementations were far inferior to the FPGA implementations in terms of execution speed. The TMS320C6711 digital signal processor performed much better than the Pentium III, however, its performance is still much lower the performance of the least efficient, direct FPGA implementation.

References

Alisha was born in Vijayawada, Krishna district, Andhra Pradesh, India. She is currently pursuing her Bachelor’s Degree in Electronics and Communication Engineering from KL University. I am working as an intern in INCAP LIMITED from past 5 months. Her interest is in VLSI stream and EMBEDDED systems. She was a member in IETE.

BADUGU SURESH was born in Ongole. He did his B.Tech in ECE from Prakasam engineering college, Kandukur in 2008 and M.Tech in Telematics and signal processing from NIT Rourkela in 2010. His interesting areas are signal processing, Image Processing and Communication systems. Presently he is working as an Assistant professor in K.L. University, Vaddeswaram, Andhra Pradesh. He has 3 years teaching experiences and published 4 international journals in his career.